

Please type a plus sign (+) inside this box → +

PTO/SB/08A (08-00)

Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT <i>(use as many sheets as necessary)</i>		Complete if Known	
		Application Number	Unknown
		Filing Date	Herewith
		First Named Inventor	John M. RUDOSKY
		Group Art Unit	Unknown
		Examiner Name	Unknown
Sheet	2	of	2
		Attorney Docket Number	021202-100100US

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
SM	C1	George C. Clark, Jr., and J. Bibb Cain, Error Correction Coding for Digital Communications, Plenum Press, New York, 1981.	
SM	C2	Hekstra, Andries P., "An Alternative to Metric Rescaling in Viterbi Decoders", IEEE Transactions on Communications, Vol. 37, No. 11, Nov 1989.	
SM	C3	E. Yeo, S. Augsburger, W. R. Davis, and B. Nikolic, "Implementation of High Throughput Soft Output Viterbi Decoders," Proc. IEEE Workshop on Signal Processing Systems, pp. 146-151, San Diego, CA, Oct 16-18, 2002.	
SM	C4	M. Bickerstaff, et al., "A Unified Turbo/Viterbi Channel Decoder for 3GPP Mobile Wireless in 0.18um CMOS", in IEEE Journal of Solid-state Circuits, Vol. 37, No. 11, November 2002 pg. 1555-1562	
SM	C5	A. Matache, R. D. Wesel, Jun Shi, "Trellis Coding for Diagonally Layered Space-Time Systems".	
SM	C6	D. Garrett, M. Stan, "Low Power Architecture of the Soft-Output Viterbi Algorithm".	
SM	C7	Jong Min Kim, Nan Jin Park, "Implementation of Convolutional Encoder and Viterbi Decoder for Wideband CDMA PCS Baseband Processing Unit Using Multiple TMS320C40s".	
SM	C8	I. Bogdan, M. Munteanu, P.A. Ivey, N. L. Seed, N. Powell, "Power Reduction Techniques for a Viterbi Decoder Implementation".	
SM	C9	E. Paaske, J. D. Andersen, "High Speed Viterbi Decoder Architecture", First ESA Workshop on Tracking, Telemetry and Command Systems, ESTEC, June 1998.	
SM	C10	Yun-Nan Chang, Keshab K. Parhi, Hiroshi Suzuki, " Low-power Bit-serial Viterbi Decoder for Next Generation Wide-band CDMA Systems".	
SM	C11	H. Hendrix, "Viterbi Decoding Techniques in the TMS320C54x Family", Texas Instruments Application Note, June 1998.	

Examiner Signature		Date Considered	1/8/07
--------------------	--	-----------------	--------

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.